Abstract: We propose optimizations for the IEEE floating-point fused multiply-add operation by considering multiple exclusive parallel computation paths in the implementation. For the proposed design ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results